Registers
www.ti.com
Table30.TCP2StatusRegister(TCPSTAT)FieldDescriptions(continued)
BitFieldValueDescription
7REXTDefinesiftheTCP2iswaitingforextrinsicmemory0datatoberead.
0Notwaiting
1WaitingforRAMextrinsicmemory0toberead
6WAPDefinesiftheTCP2iswaitingforaextrinsicmemory1datatobewritten.
0Notwaiting
1WaitingforRAMextrinsicmemory1tobeloaded
5WSPDefinesiftheTCP2iswaitingforsystematicandparitydatatobewritten.
0Notwaiting
1WaitingforRAMdata/systemandparitymemorytobeloaded
4WINTDefinesiftheTCP2iswaitingforinterleaverindexestobewritten.
0Notwaiting
1WaitingforRAMinterleavermemorytobeloaded
3WICDefinesiftheTCP2iswaitingforinputcontrolwordstobewritten.
0Notwaiting
1Waitingforinputregistertobeloaded
2ERRDefinesiftheTCP2hasencounteredanerror.
0Noinputregistererror
1Inputregistererror
1DEC_BUSYDecoderstatus
0MAPdecoderisinstate0
1MAPdecoderisinstate1to8
0ReservedReserved.Thereservedbitlocationisalwaysreadas0.Avaluewrittentothisfieldhasnoeffect.
TMS320C6457Turbo-DecoderCoprocessor2 48SPRUGK1–March2009
SubmitDocumentationFeedback